trol and readout. This is where the well-established CMOS technology becomes a compelling tool. A possible strategy is to export qubit device implementations developed within academic-scale laboratories into large-scale CMOS platforms. This approach is likely to require significant process integration development at the CMOS foundry. Here we present an alternative route, where an existing process flow for the fabrication of CMOS transistors is taken as a starting point, and it is adapted to obtain devices with qubit functionality.
We use a microelectronics technology based on 300 mm Silicon-On-Insulator (SOI) wafers.
Our qubit device, schematically shown in Fig. 1a , is derived from silicon nanowire fieldeffect transistors [12] . It consists of a 10-nm-thick and 20-nm-wide undoped silicon channel with p-doped source and drain contact regions, and two ≈ 30 nm wide parallel top gates, side covered by insulating silicon nitride spacers. A scanning-electron-microscopy top view, and a transmission-electron-microscopy cross-sectional view are shown in Fig. 1b and 1c, respectively. At low temperature, hole QDs are created by charge accumulation below the gates [23] . The double gate layout enables the formation of two QDs in series, QD1 and QD2, with occupancies controlled by voltages V g1 and V g2 applied to gates 1 and 2, respectively (see supplementary section 2). We tune charge accumulation to relatively small numbers, N, of confined holes (N ≈ 10 per dot). In this regime, the QDs exhibit a discrete energy spectrum with level spacing δE in the 0.1 -1 meV range, and Coulomb charging energy
In a simple scenario where spin-degenerate QD levels get progressively filled by pairs of holes, each QD carries a spin S = 1/2 for N=odd and a spin S = 0 for N=even. By setting N=odd in both dots two spin-1/2 qubits can be potentially encoded, one for each QD. This is equivalent to the (1,1) charge configuration, where the first and second digits denote the charge occupancies of QD1 and QD2, respectively. In practice, here we shall demonstrate full two-axis control of the first spin only, and use the second spin for initialization and readout purposes. Tuning the double QD to a parity-equivalent (1,1) → (0,2) charge transition, initialization and readout of the qubit relies on the so-called Pauli spin blockade mechanism [15, 24] . In this particular charge transition, tunneling between dots can be blocked by spin selection rule. Basically, for a fixed, say "up", spin orientation in QD2, tunneling will be allowed if the spin in QD1 is "down" and it will forbidden by the Pauli exclusion principle if the spin in QD1 is "up" i. teristic experimental signatures [25] [26] [27] associated with the Pauli blockade effect discussed above (see supplementary section 3).
We now turn to the procedure for spin manipulation. In a recent work on similar devices with only one gate, we found that hole g-factors are anisotropic and gate dependent [23] , denoting strong spin-orbit coupling (see also Ref. [27] ). This implies the possibility to perform electric-dipole spin resonance (EDSR), namely to drive coherent hole-spin rotations where h is Planck's constant, µ B the Bohr magneton, and g the hole Landé g-factor along the magnetic-field direction. From the slopes of the two ridges we extract two g-factor values, g 1 = 1.92 and g 2 = 1.63 comparable to those reported before [23] . Based on the relative intensities of the current ridges we ascribe these g-factor values to QD1 and QD2, respectively. We have observed similar EDSR features at other working points (i.e. different parity-equivalent (1,1) → (0,2) transitions) and in two distinct devices (see supplementary section 4).
To perform controlled spin rotations, and hence demonstrate qubit functionality, we replace continuous-wave gate modulation with MW bursts of tunable duration, τ burst . During spin manipulation, we prevent charge leakage due to tunneling from QD1 to QD2 by simultaneously detuning the double QD to a Coulomb-blockade regime [14] (see Fig. 2b ). Following each burst, V g1 is abruptly increased to bring the double dot back to the parity-equivalent (1,1) → (0,2) resonant transition. At this stage, a hole can tunnel from QD1 to QD2 with a probability proportional to the unblocked spin component in QD1 (i.e. the probability amplitude for spin-up if QD2 hosts a spin-down state). The resulting (0,2)-like charge state "decays" by emitting a hole into the drain, and a hole from the source is successively fed back to QD1, thereby restoring the initial (1,1)-like charge configuration. The net effect is the transfer of one hole from source to drain, which will eventually contribute to a measurable average current. (In principle, in case not all (1,1)-like states are Pauli blocked, the described charge cycle may occur more than once during the readout-initialization portion of the same period, until the parity-equivalent (1,1) → (0,2) becomes spin blocked again and the system is re-initialized for the next manipulation cycle.)
We chose a modulation period of 435 ns, of which 175 ns are devoted to spin manipulation and 260 ns to readout and initialization. Figure 2c) shows I sd as a function of MW power P MW and τ burst at a spin-resonance condition for B = 144 mT. The observed current modulation is a hallmark of coherent Rabi oscillations of the spin in QD1, also explicitly shown by selected cuts at three different MW powers (Fig. 2d) ). As expected, the Rabi frequency, f Rabi , increases linearly with the MW voltage amplitude, which is proportional to P MW 1/2 (Fig. 2e) ). At the highest power, we reach a remarkably large f Rabi ≈ 85 MHz, qubits [29] . Figure 3a) shows a color plot of I sd (f, τ burst ) revealing the characteristic chevron pattern associated to Rabi oscillations [3] . The fast Fourier transform (FFT) of I sd (τ burst ), calculated for each f value, is shown in the upper panel. It exhibits a peak at the Rabi frequency with the expected hyperbolic dependence on frequency detuning ∆f = f − f 0 , where f 0 = 9.68 GHz is the resonance frequency at the corresponding B = 155 mT.
To evaluate the inhomogeneous dephasing time T * 2 during free-evolution, we perform a Ramsey fringes-like experiment, which consists in applying two short, phase coherent, MW pulses separated by a delay time τ . The proportionality between the qubit rotation angle, θ, and √ P MW τ burst is used to calibrate both pulses to a θ = π 2 rotation (see sketch in Fig. 3c ).
For each f value, I sd exhibits oscillations at frequency ∆f decaying on a timescale T * 2 ≈ 60 ns (see Fig. 3b )). Extracted current oscillations at fixed frequency are presented in Fig. 3c ).
At resonance (∆f = 0), the two pulses induce silicon, we would expect it to be even smaller than the one for electrons. [30] . Alternative decoherence mechanisms could dominate, such as paramagnetic impurities, charge noise, or the stronger hyperfine interaction with boron dopants diffused from the contact regions.
Further studies will be necessary to establish statistically relevant values for the coherence time scales and to identify their origin.
In essence, we have shown that a p-type silicon field-effect transistor fabricated within an industry-standard CMOS process line can exhibit hole spin qubit functionality with fast, all-electrical, two-axis control. In the prospect of realizing large-scale quantum computing architectures, this result opens a favorable scenario with some clear follow-up milestones.
The next step is to advance from the simple, yet limited transistor-like structures studied here to more elaborate qubit designs, incorporating additional important elements such as single-shot qubit read-out, and enabling scalable qubit-to-qubit coupling schemes. In addition, a systematic investigation of qubit performances, including the benchmarking of hole qubits against their electron counterparts, has to be performed in the short term. The use of state-of-the-art CMOS technology, with its well-established fabrication processes and integration capabilities, is going to be a clear asset in all these tasks. At a later stage, it should also favor the co-integration of classical cryogenic control hardware.
